

(19)



JAPANESE PATENT OFFICE

## PATENT ABSTRACTS OF JAPAN

(11) Publication number: **01091236 A**(43) Date of publication of application: **10 . 04 . 89**

(51) Int. Cl.

**G06F 9/36**  
**G06F 12/06**
(21) Application number: **62247419**(22) Date of filing: **30 . 09 . 87**(71) Applicant: **SAKAMURA  
TAKESHI MITSUBISHI ELECTRIC  
CORP**(72) Inventor: **SAKAMURA TAKESHI**(54) **DATA PROCESSOR**

COPYRIGHT: (C)1989,JPO&amp;Japio

(57) Abstract:

**PURPOSE:** To increase the program executing speed by decomposing the addressing to an instruction operand into plural sets of additions and indirect references and combining optionally these sets to realize a complicated addressing mode.

**CONSTITUTION:** An instruction format includes an operation code designating part OP where the types of operations are designated and an effective address designating field Ea which shows the effective address of an operand. An extension field 1 is provided succeeding the field Ea to perform the address qualification together with the addition of an additional mode designating field for extended qualification. Then the operations for addressing addition and indirect reference are applied as the addressing primitives and optionally combined. Thus a complicated addressing mode is easily obtained. Then another additional mode designating field is added in case of further extension and qualification of an address.

